Abstract-A new CMOS buffer without short-circuit power consumption is proposed. The gate-driving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The HSPICE simulation results verified the operation of the proposed buffer and showed the power-delay product is about 15% smaller than conventional tapered CMOS buffer.
I. INTRODUCTION
With the high integration level of CMOS very large scale integration (VLSI), the capacitive load of periodic signals such as clock has become very large. With such a large capacitive load, driving circuits consume a relatively large portion of the total power of a VLSI. The Manuscript received June 1999; revised June 2000. This paper was recommended by Associate Editor M. Bayoumi.
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Publisher Item Identifier S 1057-7130(00)07752-1. power consumption of a CMOS buffer driving a capacitive load consists of dynamic switching power and short-circuit power. While the switching-power consumption is unavoidable to drive a capacitive load, short-circuit power is a waste of current and should be minimized or even eliminated for low-power operation. A conventional tapered CMOS buffer, shown in Fig. 1(a) , consumes both the dynamic switching power and short-circuit power due to simultaneous turn-on of the pull-up/pull-down transistors, as illustrated in Fig. 1(b) [1] . Short-circuit power consumption can be eliminated by tri-stating the output node momentarily before every output signal transition. In [2] , asymmetric inverters were used as waveform shaper to get momentary tri-state output period, but the propagation delay is increased by the asymmetric inverters. As an alternative, a feedback-controlled split-path (FS) CMOS buffer was proposed, where the output signal is fed back to control the output pull-up and pull-down transistors, as shown in Fig. 2 , tri-stating the output momentarily and thereby eliminating the short-circuit power consumption [3] . But, in the FS CMOS buffer, the logic states of the split output stage drivers change 1057-7130/00$10.00 © 2000 IEEE twice for every output signal transition, increasing the power consumption. In charge-transfer feedback-controlled split-path (CFS) CMOS buffer, this additional power consumption is minimized by transferring the large charge stored in the output-stage driver to the output node [4] . In both the FS and CFS buffer, the feedback delay t 1 and t 2 should be controlled very well because if t 1 and t 2 are too small, the output transistors can be turned off before the complete output transition. The In this brief, a new CMOS buffer without short-circuit power consumption is proposed. The output pull-up and pull-down transistors are driven by separate driving signals generated so the pull-up and pull-down transistors do not turn on simultaneously.
II. A CMOS BUFFER WITHOUT SHORT-CIRCUIT POWER CONSUMPTION
The schematic and timing diagram of the proposed CMOS buffer are shown in Fig. 3(a) and (b) , respectively. While the output signal itself is fed back in case of the FS and CFS buffer, the gate driving signal N 1 (N 2 ) of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The logic states of the output-stage driver change only once for each output transition in the proposed buffer as opposed to twice in the FS and CFS buffer. Since the gate driving signals are fed back instead of the output signal itself, the feedback delay is independent of the output capacitive load, making the optimization of the circuit much easier. The pull-up and pull-down operations are explained respectively in the following.
A. Output Pull-Up Operation
When the input signal IN rises from 0 to VDD, the internal node N 2 falls from V DD to zero, turning off the output pull-down transistor M 2 . Then, the node N 4 rises from zero to V DD and after some delay, the node N1 falls from VDD to zero. Now, the output pull-up transistor M 1 is turned on and the output voltage begins to rise from zero to V DD .
Since the node N2 is driven to zero before the node N1, the pull-down transistor M 2 is turned off before the pull-up transistor M 1 is turned on. Therefore, there is no period when both the pull-up and pull-down transistors are turned on simultaneously and thus no short-circuit power consumption.
B. Output Pull-Down Operation
When the input signal IN falls from VDD to 0, the node N1 is driven to V DD , turning off the output pull-up transistor M 1 . Then, the node N 3 falls from V DD to zero and after some delay, the node N 2 rises from zero to VDD. Now, the output pull-down transistor M2 is turned on and the output voltage begins to fall from V DD to zero. Since the node N 1 is driven to V DD before the node N 2 , there is no period when both the pull-up and pull-down transistors are turned on simultaneously and thus no short-circuit power consumption in this case, as well.
III. SIMULATION RESULTS
The proposed CMOS buffer has been simulated by HSPICE with 0.25-m 2.5-V CMOS parameters. The sizes of the transistors are listed in Table I . The simulated waveforms of the proposed buffer is shown in Fig. 4 when the input clock frequency is 200 MHz and the output load capacitance is 50 pF. It can be seen the gate driving signals N1 and N 2 are generated, so the transistors M 1 and M 2 do not turn on simultaneously, eliminating the short-circuit power consumption. The total power consumption and the propagation delay of the proposed buffer are compared with those of conventional tapered CMOS buffer and FS buffer in Fig. 5 . From the figure, it is clear the power consumption of the proposed buffer is smaller than that of earlier works. The power-delay product of the proposed buffer is smaller by about 15% than conventional tapered CMOS buffer, although the proposed buffer occupies larger silicon area than a conventional tapered CMOS buffer because of the separate control of pull-up and pull-down paths, as compared in Table II .
IV. CONCLUSION
A new CMOS buffer has been proposed which has no short-circuit power consumption. The output pull-up and pull-down transistors are driven by separate driving stages which ensure pull-up and pull-down transistors do not turn on simultaneously. The HSPICE simulation results show about 15% improvement in the power-delay product compared to a conventional tapered CMOS buffer, and thus the proposed buffer is suitable for low-power operation.
